Bridge-type defects play a dominant role in state-ofthe-art CMOS technologies. This paper describes a combined functional and overcurrent-based test generation approach for CMOS circuits, which is optionally based on layout information. Comparative results for benchmark circuits are given to demonstrate the feasibility of voltage-based versus IDDQ-based testing.
Introduction
The problem of generating tests that cover bridgetype defects has been dealt with by many authors throughout the late 80s and early 90s [1, 2, 3] . There are two basic problems: First, bridge-type defects will often not result in logic faults. Delay faults are more likely, but recent investigations [4] indicated only minor delays and even occasional speed-up effects for bridges within logic gates. Second, the number of all possible bridging faults between nodes of a large circuit may be prohibitively high. The first problem has found a partial solution by introducing static overcurrent (IDDQ) testing [3, 5] . Compared with voltage-based testing, current test is a much more sensitive instrument with respect to the detection of bridge-type defects, at least in static CMOS circuits [4] . It was recently demonstrated [3] that a good coverage of bridging faults can be achieved with a very small number of test patterns. However, the results may be overoptimistic with respect to global bridges. No layout information for fault list reduction was used, and the storage space required was not shown. The identification of "candidates" for bridge-type defects from layout was reported before [7] . Mostly an inductive fault analysis process was used, which may be very precise, but requires prohibitively high computational efforts for large circuits. The main objective of this paper is to explore the feasibility of bridging fault IDDQ testing with and without previous layout analysis and to compare the results with a realistic voltage-based approach.
Layout Proximity Analysis
Based on an existing layout extractor tool [8] , we developed a weighted proximity analysis program for CMOS layouts. a netA
Fig. 1: Layout analysis for bridging fault
The extractor is used to identify the association of layout structures with signals. Nodes are registered with annotation of associated layout structures. In general we do not assume bridging faults between non-overlapping structures on different layers.
Then layout structures are expanded by a userdefinable number of microns, which will normally be slightly larger than the minimum distance between lines on the same layer. Then overlap conditions where two nodes approach each other are registered, even the total area of the proximity section is recorded. This value may serve as a measure to evaluate the statistical importance of a bridging fault in such an area. We also record crossovers between lines of different nodes (metal / polysilicon) optionally. Hence we can systematically evaluate a layout for nodes which are prone to -bridging at the same level of interconnect (e. g. by dust particles) -bridging at crossovers metal / polysilicon ( e. g. due to pin-holes through oxide layers).
sensitivity
The resulting fault list then serves as an input to an adapted ATPG program such as MILEF [6] or a fault simulator. Run times required for the layouts of ISCAS 85 benchmark circuits are acceptable (see Tab. 1). The time for the circuit extractor has to be added. It is in the order of a few minutes for most of the examples and slightly below 30 min. for the largest benchmark layouts on an advanced pre-commercial tool with hierarchical facilities [8] . The number of bridges extracted requires further treatment. We subtract bridges between signal nodes and VDD / GND, since such defects will most likely be detected by stuck-at patterns. We also subtract bridges at the polysilicon level within gates (also complex gates), since those are also quite likely to be detected by "normal" ATPG in combination with overcurrent tests [2, 3] . In general we can distinguish between two basic types of bridging faults: "Local" (or intra-) bridging faults occur within logic gates, e g. between different input lines, or between inputs and internal nodes. "Global11 (inter-) bridging faults may occur on (mostly metal) interconnects, which are arbitrarily placed close to each other by the routing process during chip construction. Recent investigations [2, 3, 4] have shown that test patterns, which are generated for stuck-open-, stuck-on-, and transition faults within logic gates or complex gates, will often excite the fault condition in case of internal bridging defects. Then, if not by delays or functional faults, the testability via static supply current measurements is highly likely. Hence our main concern is the generation of test patterns for bridging defects that occur on the global wiring.
Tab
Using the facilities in MILEF [6] , the approach taken is quite different from previous work. If a circuit level description of the circuit to be tested is available, an extraction process is performed first. If only primitive gates are identified, the ATPG process is based on gate-level information only. In this case bridging fault ATPG will be based on virtually all circuit nodes, because the number of purely "internal" nodes in basic gates is small (e. g. ANDs are split into NANDs plus inverters). If complex gates are used, a local switch-level ATPG process for such subcircuits is performed and coupled to a global gate-level ATPG procedure. As essentially all local bridging faults are excited by switch-level structural ATPG, the global ATPG process for bridges on interconnects is limited to external nodes.
Testing Non-Feedback Bridges
For the first type of fault, the situation is described in Fig. 2 . A low-resistance bridge connects two nodes in a CMOS circuit. It will inevitably cause a static overcurrent condition for the driving stages, whenever the nodes are driven to non-equal values. IDDQ -based testability is almost guaranteed. Also a voltage-based testing approach, which tries to excite and to propagate "false" logic values, is of practical interest. Then the objective is to generate a fault condition, where the "stronger" driver distinctly drives the "weaker" node to a logic fault via the bridge. The propagation will then be possible via the loading network of the "weaker" driver. Here the objective was to define realistic logic strengths based on gate-level information only. It is possible to define a hierarchy of logic strengths for gate-level elements at least for basic logic gates. "on" transistors (e. g. a NAND driving a "low" condition).
Implicitly this assumption is realistic if a constant width over length-ratio for all p-and n-channel transistors in logic gates, respectively, is applied, except for driver stages. At present we still identify a "strong" driver from one of the first four classes versus a "weak" driver from class 5. Based on such an evaluation scheme, we can distinguish between bridging faults that are likely to be tested via false logic levels and those which are not. Hence the distinction into testable versus untestable bridges is rather leaning towards a pessimistic view. Based on an initial list of global fault conditions, we first excite the "wrong" condition on the "weaker" node and try to propagate it.
Testing Under Feedback Loop Conditions
If a feedback condition is excited via an odd number of inverting stages, this may result in circuit oscillations, depending on the input conditions of logic gates in the loop. Assume a feedback condition between nodes n l and n4. For propagating the false logic state in node 1 to the primary output via node 4, inputs of gates on the path will be assigned states to have their "controlling" input in the path. Hence the conditions for an oscillation are met, if the number of gates in the feedback loop is odd and at least 3. Using the oscillation effect itself for testing is attractive, but not really safe. Very fast oscillations will not certainly be propagated to a primary output, but may yield increased supply currents. For long feedback paths and oscillations below the test clock rate, detection is not safe either. Safely testing faults via functional effects is possible, if we interrupt the feedback loop (Fig. 3) and surpress the oscillation. If n l is known to dominate, we can safely propagate the fault effect to node n6. However, if n4 dominates, we cannot use the path from the "faulty" node n l to n6 via n4. Then the procedure to be followed is: 1: Detect the nodes in the path affected by the feedback. 2: Starting at the second node (e. g. n2), find a fan-out node which allows to propagate the faulty value of n l to a primary output via an alternative path. 3: Starting at the second but last node (e. g. n3), try to interrupt the loop by setting the input (n3) to non-controlling via other inputs. 4:
The last gate in the branch affected by step 3 can be the one fed by the fan-out node detected in step 2.
Results for Benchmark Circuits
Available results are based on ISCAS 85 benchmark circuits [8] . For IDDQ testing we used the layouts available from MCNC (including complex gates Results obtained here show that in most cases the number of test patterns exceeds the numbers necessary for IDDQ-based bridging fault test by far. Results also indicate a practical complexity limit of about 10 000 gates for global bridging fault test without layout proximity information.
Summary
We presented a comprehensive approach to bridging fault ATPG on interconnects, which is alternatively based on signal propagation or on static overcurrent testing.
As expected, an overcurrent-based test is superior with respect to fault coverage and test generation efficiency. Layout knowledge reduces the number of patterns by a factor of about 3 to 5. Voltage-based testing clearly has only a limited coverage potential, which is, however, far better than expected in some cases.
Acknowledgements

